

Fig.2 Architecture of Standard 6T SRAM cell.

TG8T uses differential operation and does not possess as much architectural changes except adding a PMOS in parallel with each access NMOS in conventional 6T SRAM cell shown by M5 and M6, by this we make it TG8T SRAM cell. An additional control WLB is required for switching the access PMOS. The WLB and WL (word line) are non-overlapping opposite signals. Therefore, during read and write operation, to retrieve the data from cell all access FETs are swapped simultaneously. But, during hold mode all access FETs remain shot off.

B. Working of TG8T SRAM cell.

The working of TG8T SRAM cell consist of two operation i.e. write and read operation.

When we performing a write operation ,both the bit lines are at opposite voltages which represent if bit line BL is at high then BLB is at low and vice versa (BL=1 and BLB =0 or BL =0 and BLB =1). When WL becomes high and also WLB =0 which enables NMOS and PMOS transistors M5 and M6 then data writes on the output nodes Q and QB of back to back connected inverter.

When we perform the read operation which is just opposite to the write operation, both the bit lines are at high voltages also behave as an output and WL is raised to high and WLB at 0. Since one of the output nodes (Q and QB) is at low then one of pre-charged bit lines start discharging and at that instant data is going to be read.

III. SIMULATION RESULTS

The main focus of this work is to meet all challenges faces in designing of memory circuit at nanoscale technology, where deviations arises due to process and environmental parameters such as operating voltage and temperature. The basic cause of variations is scaling. The leakage current of TG8T SRAM cell is improved as compared to conventional 6T SRAM cell. This paper attempts to minimize leakage parameters by using transmission gates and also improve their signal to noise ratio.

TABLE I Comparison of parameters of TG8T SRAM cell with 6T SRAM cell.

| Parameters | Conventional 6T SRAM | Transmission gate 8T SRAM (TG8T) |
|-----------------|---------------------------|----------------------------------|
| | <i>Write</i> | |
| Leakage current | 69.22×10^{-12} A | 229.2×10^{-15} A |
| Leakage power | 7.346nW | 2.97nW |
| Delay | 20.57 ns | 20.92 ns |
| SNR | 1.58dB | 4.77dB |

A. Leakage Current

As the scaling of gate length is done, the device leakage increases exponentially with technology generations. For SRAM cell, the leakage current is the main basis of standby power consumption whose major components are the sub-threshold leakage, the reverse biased band-to-band tunneling junction leakage and the gate direct tunneling leakage in nano-scale devices [4].

1. Sub-threshold leakage

When the voltage across gate-source terminal is less than the threshold voltage ($V_{gs} < V_{th}$) the current flowing is referred as Sub-threshold leakage [5].

In the off state, a significant leakage current component is present in the weak inversion of CMOS transistor.

$$I_{sub} = \text{tech} \exp\left(\frac{V_{gs}-V_{th}}{S/\ln(10)}\right) \left(1 - \exp\left(\frac{-V_{ds}}{V_{therm}}\right)\right) \quad (1)$$

This is direct exponentially relation with the threshold voltage, which provides the large sub-threshold current in Short channel devices [6].

For calculating the leakage current, we have to connect one extra NMOS transistor to the ground of the circuit in architecture of 6T and 8T SRAM cell. In both 6T and 8T SRAM CELL, the bit lines are at VDD and WL which is low during standby mode. In this mode the NMOS transistor will have gate leakage. When sub-threshold current is in OFF state then transistor M2 and M3 will show sub-threshold leakage. This behavior signifies that it residues for a variety of programs under different Conditions about memory cell sizes, organization and instruction set architectures [7-8].

2. Junction tunneling leakage

It has two components one results from diffusion of carriers near the edges of the depletion region and other results from electron-hole pair generation which takes place in depletion region during reverse biasing. The junction tunneling current is defined as an exponential function of the reverse bias voltage across the junction and its doping.

3. Gate tunneling leakage

Tunneling of electrons from bulk silicon is present in NMOS/ PMOs transistor through the gate oxide layer into a

gate terminal gives rise to the gate tunneling effect. It is composed of three constituents i.e. gate to drain overlap current, gate to source and gate to channel current (part of which goes to source and rest of the part goes to drain), gate substrate current. In CMOS technology, the leakage current from gate to substrate is very much lower in magnitude as compared to the overall gate to channel current and tunneling current. On the other side, the tunneling current always dominates the gate leakage in the OFF condition of the transistor. However, the gate to channel tunneling effect causes the gate current during ON condition. Since the gate to source and gate to drain overlap regions are much smaller than the gate tunneling current from OFF condition to ON condition.




Fig.3 shows the Comparison of leakage current in 6T SRAM cell and TG8T SRAM cell at 0.7V.

B. Leakage power

Whenever the CMOS inverter is in stable mode, it has its PMOS and NMOS transistor shot off. There is no flow of current from power supply towards the ground. However, there is small current flowing through the Shot off transistor giving rise to leakage power consumption, shown by equation 1.

$$P = I_{leak} \times V_{dd} \quad (2)$$

The static and dynamic power together results to the overall power consumption which is shown by the equation 3.

$$P = ACV_{dd}^2 f + I_{leak} V_{dd} \quad (3)$$

During charging and discharging action of the capacitive load, the first term reflects the dynamic power loss, A reflects the fraction of gates which are actively switching whereas C is the total capacitive load for all gates. The second term is contributed by the static power loss which results from leakage current.

Where P is leakage power, I_{leak} is leakage current and V_{dd} is supply voltage. This equation obviously shows that leakage power is depends on supply voltage. Therefore, by lowering the supply voltage we can also control the power consumption in the circuit.




Fig.4 Comparison of leakage power of 6T SRAM cell and TG8T SRAM cell at 0.7V

C. Delay

To determine delay of signal from input to output circuit during the high to low and vice versa at the output we use propagation delay times τ_{PHL} and τ_{PLH} [9].

We can define the τ_{PHL} is referred to the time delay which occurs with the 50% of the voltage transition of the rising input voltage and falling output voltage. Similarly, we can define the τ_{PLH} is referred to the time delay which occurs with the 50% of the voltage transition of the falling input voltage and rising output voltage. Due to this assumption τ_{PHL} becomes the time consumed for the output voltage to fall from V_{OH} to 50% of the voltage level and τ_{PLH} becomes the time consumed for output voltage to rise from V_{OL} to 50% of the voltage level. The 50% of the voltage point is defined by

$$V_{50\%} = V_{OL} + \frac{1}{2}(V_{OH} - V_{OL}) = \frac{1}{2}(V_{OH} + V_{OL}) \quad (4)$$

Now we can define the average propagation delay τ_p of the inverter which gives the average time required for the input signal to propagate through the inverter [10]-[11].

$$\tau_p = \frac{\tau_{PHL} + \tau_{PLH}}{2} \quad (5)$$

Delay of the cell depends upon the time elapsed between the cell from input to output transition of the signal [12].




Fig.5 Comparison of delay in 6T SRAM cell and TG8T SRAM cell at 0.7V.

D. Signal to Noise ratio

Signal-to-noise ratio (commonly known as SNR or S/N) is a measure used in science and engineering that compares the level of a desired signal to the level of background noise. It is defined as the ratio of signal power to the noise power, often expressed in decibels. A ratio higher than 1:1 (greater than 0 dB) indicates more signal than noise. While SNR is commonly quoted for electrical signals, it can be applied to any form of signal.

Signal-to-noise ratio is defined as the power ratio between a signal and the background noise.

$$SNR = \frac{P_{\text{signal}}}{P_{\text{noise}}} \quad (6)$$

where P is average power. Both signal and noise power system must be measured at the same and equivalent points in a, and within the same system bandwidth.




Fig.6 Comparison of SNR in 6T SRAM and TG8T SRAM cell.

IV. CONCLUSION

The scaling of CMOS technology has improved parameters by the benefit of high speed operation, reduced leakage parameters and also improved SNR in TG8T SRAM cell. In this paper I proposed a TG based 8T SRAM cell and also show their comparison with standard 6T SRAM cell. By comparing I conclude that in TG based 8T SRAM cell leakage current is reduced to 229.2fA, leakage power is reduced to 2.97 and SNR is improved to 4.77dB. The results show major enhancement in most of the design parameters over standard 6T SRAM cell signifying its strength and functionality.

Acknowledgment

The author would like to be pleased for technical advice and support. This work has been supported by ITM Gwalior, with benefit of Cadence virtuoso Design System, Bangalore India.

References

- [1] Singh J, Pradhan DK, Hollis S, and Mohanty SP, "A single ended 6T SRAM cell design for ultra-low-voltage application," IEICE Electron Express, Vol.5, 2008, pp.750-755.
- [2] Mizuno H, Nagano T, "Driving source-line cell architecture for sub-1-V highspeed low-power applications," Proc. Symposium on VLSI Circuits, Kyoto Japan, June 2005, pp.25-26.
- [3] A. Islam, Mohd. Hasan, "A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell," Microelectronics Reliability, 2012, pp.405-411.
- [4] Jain. A, Sharma. S., "The Impact of Nano-Process Variations on Stability and Low Power Consumption of SRAM Cells," Proc. ACCT, 2012, pp. 324-327.
- [5] Akashe. S., Shastri. M., and Sharma. S., "Multi Vt 7T Sram Cell for high speed application At 45 Nm Technology," Proc. ICONSET, 2011, pp.351-354.
- [6] Aziza. N., Najd. F., and Moshovos A, "Low-leakage asymmetric-cell SRAM," IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, 2003, pp.701-715.
- [7] Moshovos A., Falsafi B., Najm F. N., Azizi. "A Case for Asymmetric-Cell Cache Memories," IEEE Transactions on Very Large Scale Integration Systems, Vol.7, 2005, pp.877-881.
- [8] Mishra, K., Akashe, S., "Modeling and Simulation of High Level Leakage Power Reduction Techniques for 7T SRAM Cell Design," Proc. ACCT, 2012, pp.361-363.

- [9] Kim, N.S., Austin, T., Baauw, D., Mudge, T., Flautner, K., Hu, J.S., Irwin, M.J., Kandemir, and M., Narayanan, V., "Leakage current: Moore's law meets static power," IEEE Computer Society, Vol.12, 2003, pp.68-75.
- [10] Tae-Hyoung Kim, Liu. J., Keane. J. and Kim. C.H., "Circuit techniques for ultra-low power sub-threshold SRAMs," IEEE International Symposium on Circuits and Systems, 2008, pp.2574 - 2577. [11]
- [11] Martin K., "Digital Integrated Circuit Design," Oxford University Press, New York, 2000.
- [12] Seevinck, E., "Static-Noise Margin Analysis of MOS SRAM Cells," IEEE JSSC, 1987, pp.748-754.